
2005 Microchip Technology Inc.
Preliminary
DS41265A-page 145
PIC16F946
TABLE 11-8:
REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION
FIGURE 11-9:
SYNCHRONOUS TRANSMISSION
FIGURE 11-10:
SYNCHRONOUS TRANSMISSION (THROUGH TXEN)
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on:
POR, BOR
Value on
all other
Resets
0Bh, 8Bh,
10Bh,18Bh
INTCON
GIE
PEIE
T0IE
INTE
RBIE
T0IF
INTF
RBIF
0000 000x
0Ch
PIR1
EEIF
ADIF
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
TMR1IF
0000 0000
18h
RCSTA
SPEN
RX9
SREN
CREN ADDEN
FERR
OERR
RX9D
0000 000x
19h
TXREG USART Transmit Data Register
0000 0000
8Ch
PIE1
EEIE
ADIE
RCIE
TXIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
0000 0000
98h
TXSTA
CSRC
TX9
TXEN
SYNC
—
BRGH
TRMT
TX9D
0000 -010
99h
SPBRG Baud Rate Generator Register
0000 0000
Legend:
x
= unknown, – = unimplemented, read as ‘0’. Shaded cells are not used for synchronous master transmission.
bit 0
bit 1
bit 7
Word 1
Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4
Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4
bit 2
bit 0
bit 1
bit 7
RC6/TX/CK/
Write to
TXREG reg
TXIF bit
(Interrupt Flag)
TXEN bit
‘1’
Word 2
TRMT bit
Write Word 1
Write Word 2
Note: Sync Master mode; SPBRG = 0. Continuous transmission of two 8-bit words.
SCK/SCL/SEG9
RC7/RX/DT/
SDI/SDA/SEG8
RC7/RX/DT/SDI/SDA/SEG8
RC6/TX/CK/SCK/SCL/SEG9
Write to
TXREG Reg
TXIF bit
TRMT bit
bit 0
bit 1
bit 2
bit 6
bit 7
TXEN bit